In this paper, an improved direct power control with space vector modulation for a 3-phase 3-level neutral point clamped converter supplied by unbalanced and/or distorted grid voltage is proposed. The main objective of the control scheme is to obtain balanced and sinusoidal input current with unity power factor under nonideal voltage supply.
Introduction
Three-phase pulse-width modulation (PWM) converters have been widely used in recent years due to their low line current distortion and high power factor [1] . The application of multilevel converters brings further advantages: higher voltage output with the same device rating, lower harmonic content, and reduced converter losses [2] .
However, the presence of an unbalance and/or harmonics in the voltage supply creates undesired pulsation terms in the output DC-link voltage. The reflected pulsations combined with the fundamental of the space vector modulation generate low frequency harmonics in input currents [3] [4] [5] .
To overcome the effect of the unbalanced and distorted voltage supply on the performance of the converter, several methods were proposed based on both vector control [1, [5] [6] [7] [8] and direct power control [9] [10] [11] [12] . An example of these methods is a selective harmonic compensation method based on an improved multiple reference frame algorithm, which decouples signals of different frequencies before reference frame transformation [1] . In addition, a modified voltage-oriented control was proposed, in which the reference current is calculated from the power expressions with selected goals [7] . These methods give good results but their major drawback is the tuning of PI parameters regulators.
Direct power control (DPC) is simpler and more robust than voltage-oriented control, but one drawback of DPC controllers is that they do not have a constant switching frequency. However, this can be solved by using predictive control strategies with constant switching frequency, PWM, or space vector modulation (SVM) [13] .
In [9, 10] a modified DPC for AC/DC converter was proposed to achieve one of 3 selective control targets: obtaining sinusoidal and symmetrical grid current, removing reactive power ripples, or removing active power ripples. The results obtained were good, but the method was applied only on a 2-level converter and the distorted voltage was not examined. This paper proposes improved direct power control with space vector modulation (DPC-SVM) applied for a 3-level 3-phase neutral point clamped rectifier (3L-NPC) to achieve constant commutation frequency. The proposed controller also ensures voltage balance in DC-link capacitors using redundant vectors in the space vector modulation block without the need of additional components [14] . See the Appendix for more details about the SVM.
The main contribution of this work is the introduction of both unbalanced and harmonically distorted voltage supply to the 3-level AC/DC converter. The modified DPC is based on the elimination of undesired terms in active and reactive powers resulting from unbalanced and harmonically distorted voltage supply. Compensated active and reactive powers are calculated and added to the referencing one to achieve the control objectives. MATLAB/Simulink simulations are used to examine the proposed strategy.
Three-phase source analysis and sequence extractions
In the following sections, the voltage containing the 5th harmonic is referred to as the distorted voltage.
Assuming a 3-phase system without the neutral connection, the fundamental and harmonic components of the voltage source are described by:
where the subscript 1 represents the fundamental component and the subscript 5 represents the 5th harmonic component.
The total source voltage is expressed as:
where the superscripts (+) and (-) represent the positive and negative sequences, respectively.
The space vector of the 3-phase voltages in a stationary frame is defined as:
Plugging the symmetrical components represented in Eq. (2) for unbalanced and distorted voltage into Eq. (3) yields the following:
After collecting and simplifying similar terms, we have the following:
As noted in Eq. (6), the space vector of the unbalanced and distorted voltages is made up of 3 space vectors: one is generated by positive sequence voltages, the second is by negative sequence voltages, and the last one by the 5th harmonic component.
In this section we illustrate the real-time extraction of positive, negative, and 5th harmonic sequences from the 3-phase voltages. To achieve that, several methods have been proposed in the literature. We are interested in the multiple-complex coefficient-filter (MCCF) methods proposed in [15] . Without the need of using the symmetrical component method or the complicated rotating frame transformations, the fundamental positive and negative sequences and other harmonic components can be accurately and rapidly estimated under the distorted and/or unbalanced grid voltage conditions. The mathematical model of the MCCF is shown as follows:
where ω c is the cutoff frequency of the filter and ω 0 is the frequency of the fundamental sequence.
In order to illustrate the effectiveness of the MCCF, time-domain simulations are carried out using MATLAB/Simulink. Initially 3-phase voltages are sinusoidal and balanced. At 1.4 s, the negative sequence and the 5th harmonic component are superposed on the initial voltage. The simulation results are shown in Figure  1 , from which it can be observed that the MCCF can achieve an accurate extraction of the positive, negative, and 5th harmonic sequences. The transient response time is within 0.01 s with the cutoff frequency of ω c set to 222 rad/s. Figure 2 shows the structure of the 3-phase 3-level PWM rectifier.
Control strategy
DPC-SVM has the same advantages as the well-known switching table-based DPC. In DPC-SVM, active and reactive powers are used as control variables. However, instead of hysteresis controllers and switching tables, it uses PI controllers in internal control loops and the SVM, which guarantees constant switching frequency. The referenced active power is generated by an outer DC-link voltage controller. To fulfill unity power factor conditions, referenced reactive power is set to 0. These values are compared with the calculated instantaneous active and reactive powers [16] . Power errors are then delivered to PI controllers, which generate referenced voltages, and after that they are used for switching signal generated by the SVM block. 
Classical DPC
When the voltage source supply is balanced and harmonic-free, the apparent power is given by:
where:
After substituting voltage and current by their values shown in Eq. (9), we get a real part shown in Eq. (10) and an imaginary part shown in Eq. (11).
The instantaneous active and reactive powers in Eqs. (10) and (11) are compared with the referenced one; the referenced active power determines the DC-link voltage level. The referenced reactive power is set to 0 to achieve the unity power factor.
Proposed strategy
Classical DPC shows good performance under ideal voltage supply, but even slightly unbalanced or harmonically distorted or both unbalanced and harmonically distorted grid voltages will result in an unbalance and significant low-order harmonic components in the grid currents, which are caused by the negative sequence and harmonic components in the voltages. Thus, a modified strategy is proposed in this paper to improve the behavior of the 3-phase 3-level rectifier under unbalanced and/or distorted voltage supply.
The space vector of unbalanced and harmonically distorted voltage and current is given by the following equations:
The apparent power is given by Eq.
(8). After substituting the voltage and current by their values shown in
Eqs. (12) and (13) we get a real part shown in Eq. (14) and an imaginary part shown in Eq. (15) .
Compared with active and reactive powers obtained under ideal voltage supply, many additional terms appear under unbalanced and distorted voltage supply. These terms result from the interaction between each sequence of the voltage (positive, negative, and 5th harmonic) with the sequences of the current separately; for example, the negative sequence of the voltage interacts with the negative, positive, and 5th harmonic sequences of the current separately. These additional terms are responsible for the poor performance of the rectifier, especially the unbalanced and distorted line currents.
According to Eqs. (14) and (15), the active and reactive powers can be regrouped in four terms:
P 1 is the average active power delivered to the DC-link voltage and it is a constant power.
P 2 represents the interaction between the positive and negative sequences of the voltages and currents that generates an oscillation in the active power with a frequency that is twice the fundamental frequency. P 3 represents the interaction between the positive and the 5th harmonic sequences of the voltages and currents that generates an oscillation in the active power with a frequency that is 4 times the fundamental frequency. P 4 represents the interaction between the negative and 5th harmonic sequences of the voltages and current that generates an oscillation in the active power with a frequency that is 6 times the fundamental frequency.
The same analysis was carried out for the reactive power.
(21)
There are many control laws that can be applied in the proposed control, but we choose the most beneficial law that serves our objective, which is to get balanced and harmonics-free line currents. (14) and (15) can be written as Eqs. (26) and (27).
Under the balanced and perfectly sinusoidal grid voltage supply, there only exists a positive sequence component, and the powers can be described as:
It can be seen from Eqs. (26)- (29) that if we want to eliminate the effect of the negative and the 5th harmonic component of the distorted grid, the active and reactive power compensated components can be obtained as:
The modified DPC strategy is based on the idea of injecting the active and reactive power compensated components in the original referenced power to achieve control objectives. Figure 3 shows the control diagram. 
Simulation results
Simulation studies of the 3-phase 3-level PWM rectifier under unbalanced and distorted voltage supply conditions were carried out for both conventional and modified strategies using MATLAB/Simulink. The system parameters and AC voltage are given in Table 1 ; a 6 kHz converter switching frequency was set. 
First, the proposed control scheme is tested as the voltage changes from the balanced stage to the unbalanced one. The unbalanced voltage source in this case is that the voltage dips by 15% in phase c. This type of unbalanced supply is very common in weak AC systems where single-phase loads are unevenly distributed or transformers with nonsymmetrical windings are used [5] . Figure 4 shows the dynamic behavior of the 3-phase 3-level PWM rectifier controlled initially by classical DPC under balanced voltage supply and then switched to unbalanced voltage supply at instant 1.5 s, and then the proposed DPC with the proposed control law was introduced at 1.55 s. It can be noted that the classical control strategy offers balanced and sinusoidal grid currents under balanced conditions. However, under unbalanced voltage supply, there are many 3rd order harmonics and unbalanced grid currents. The objective of the improved DPC is to obtain sinusoidal and balanced grid currents under unbalanced voltage supply. It is obvious that after the application of the proposed control strategy at 1.55 s, the low-order harmonics in line currents were eliminated and balanced currents were generated, and unity power factor was obtained under unbalanced grid voltage conditions. Figure 4 shows the DC-link voltage regulation and the voltage balance results for the converter. It is shown that the voltage regulation loop works correctly, achieving the voltage reference for each part of the DC-link, while the voltage balance is always kept around 0. This figure also demonstrates the fast transient response time and the robustness of the control scheme under supply variation.
In order to quantify the effectiveness of the proposed control scheme, the harmonic spectrum of input currents has been illustrated in Figures 5a-5c . The frequency spectrum for the ideal case with classical control strategy is shown as a benchmark for other cases. The presence of an unbalance in voltage supply creates pulsation terms in output DC-link voltage; the frequency of the resulting oscillations is twice the input frequency. The reflected pulsations combined with the fundamental of the SVM generate the 3rd harmonic input current that is clearly observed in Figure 5b .
The frequency spectra of these 3 different cases clearly show that the low-order harmonics can be reduced by employing the proposed control under unbalanced voltage supply. The total harmonic distortion (THD) of input currents under ideal supply is 3.84% and it is increased to 8.85% under unbalanced supply, and after applying the proposed strategy the THD is decreased to 4.11%.
Second, the proposed control scheme is tested under distorted voltage supply. The distorted voltage supply in this case is 20% of the amplitude of fundamental of the 5th harmonic superposed on the fundamental voltage at time 1.5 s. The simulated waveforms in Figure 6 show the behavior of the different control methods, classical and proposed strategies, under both ideal and distorted cases. It can be seen from Figure 6 that the 3-level AC/DC converters lose their advantages when the supply is distorted. A modified control strategy is needed to improve the behavior of the 3-level AC/DC converter. The proposed strategy also proves its capability as the waveform of input current is significantly improved after the introduction of the proposed strategy at 1.55 s, as illustrated in Figure 6 .
The presence of the 5th harmonic in the voltage supply creates pulsation terms in output DC-link voltage; the frequency of the resulting oscillations is 6 times the input frequency. The reflected pulsations combined with the fundamental of the SVM generate the 7th harmonic in input current, clearly observed in Figure 7a . This newly generated harmonic can be eliminated by applying the proposed strategy as shown in Figure 7b . The THD of input currents for the proposed strategy is only 5.67% and it is 20.6% for the classical DPC. For simplification of the study we considered the existence of the 5th harmonic only in the grid voltage, though the method is applicable for all harmonics, and to demonstrate that we tested the control strategy under other harmonics, with 20% of fundamental amplitude of the 7th harmonic and 5th and 7th together. The compensating powers are calculated with the same philosophy for the 5th harmonic developed in Section 2. The results shown in Figures 8 and 9 prove that the proposed control strategy is extendable to any order of harmonics. To prove the strong validity of the proposed control scheme, the proposed control scheme is tested simultaneously under unbalanced and distorted voltage supply. Figure 10 shows the behavior of the 3-level PWM converter controlled by the proposed strategy under totally unbalanced distorted voltage supply. It can be clearly noted from the waveform of the input current that the effect of the unbalanced and distorted voltage supply has been eliminated, so a balanced and harmonics-free input current has been achieved.
The presence of both an unbalance and a 5th harmonic in the voltage supply creates pulsation terms in the output DC-link voltage; the frequency of the resulting oscillations is 6 times the input frequency. The reflected pulsations combined with the fundamental of the SVM generate the 3rd and the 7th harmonics in the input current, which are clearly observed in Figure 11a .
The frequency spectra of this case clearly show that the low-order harmonics of the current, and especially the most dominant 3rd and 7th harmonics, can be reduced by employing the proposed strategy under unbalanced and distorted voltage supply conditions.
As expected from the characteristics of the instantaneous active and reactive power under the balanced 3-phase system, all of the waveforms of the instantaneous active and reactive power are constant, free of any Figure 12 shows the waveforms of different active powers (calculated active power, compensated active power, and their sum) after the introduction of the proposed strategy under unbalanced and distorted voltage source. It is clearly observed that the calculated power at the input of the converter is very oscillating. The objective of the control strategy is to get balanced and harmonics-free input current, so the compensated power is deduced and added to the calculated one. The resulting power is compared with the referenced one. From Figure 12 , we see that the resulting active power from the sum of the compensated and calculated powers is approximately constant. However, the oscillation of the power at the input of the converter is unavoidable if we are taking the balanced and harmonics-free grid currents as the control law under an unbalanced and distorted voltage source.
The same analysis of active power was carried for reactive power, as illustrated in Figure 13 . In addition, the average reactive power stays around 0 in an ideal supply or nonideal one, which means that the unbalanced and harmonic voltage does not have a major effect on the power factor, which explains the results obtained previously, where the unity power factor is guaranteed in all cases. 
Conclusion
This paper has proposed a modified DPC-SVM strategy for a 3-phase 3-level neutral point clamped converter supplied by an unbalanced and/or harmonically polluted voltage source. In order to obtain balanced and sinusoidal grid currents under unbalanced and/or harmonically polluted voltage conditions, compensated powers are calculated and added to the original referenced power to achieve balanced and high quality input current. The positive, negative, and harmonic sequences of the voltage and the current are extracted using the MCCF filter. The modified strategy is verified by simulation for three cases, which are unbalanced voltage, distorted voltage, and simultaneously unbalanced and distorted voltage. It proves its capability of yielding sinusoidal and balanced grid current with unity power factor under a severe nonideal source. The control scheme also took into consideration the DC-link voltage balance at the output of the converter.
Appendix SVM block
A simplified SVM algorithm for a three-level PWM converter is used in this work proposed by [14] . Figure 15 shows the space vector diagram of the 3-level rectifier. The simplification is made by noting that the space vector diagram of a three-level converter is composed of six small hexagons that are the space vector diagrams of two-level converters as shown in Figure 16 . To reach this simplification, two steps have to be done. First, from the location of the given reference voltage, one hexagon has to be selected among the 6 small hexagons of the 3-level space vector diagram. There exist some regions that are overlapped by 2 adjacent small hexagons. These regions will be divided in equality between the 2 hexagons as shown in Figure 16 . Each hexagon is identified by a number S, defined in Table 2 . Second, we translate the origin of the reference voltage vector towards the center of the selected hexagon as indicated in Figure 17 . This translation is done by subtracting the center vector of the selected hexagon from the original reference vector. This translation is done by subtracting the center vector of the selected hexagon from the original reference vector. Table 3 gives the components d and q of the reference voltage Vs after translation. In the space vector diagram of the 3-level rectifier in Figure 15 , we can distinguish four types of vectors: large vectors, medium vectors, small vectors, and zero vectors.
To ensure the voltage balance of the DC-link capacitor we change between positive and negative small redundant vectors depending on the values of Vdc1 and Vdc2. Taking the example of the first vector, if current ia >0 and Vdc1-Vdc2 >0, we use the first redundancy (POO) to make the difference equal 0; if Vdc1-Vdc2 <0, we use the second redundancy (ONN); and the opposite if the current ia <0 and the same philosophy for the other vectors is illustrated in Table 4 . 
